Provided for non-commercial research and education use. Not for reproduction, distribution or commercial use.



This article was published in an Elsevier journal. The attached copy is furnished to the author for non-commercial research and education use, including for instruction at the author's institution, sharing with colleagues and providing to institution administration.

Other uses, including reproduction and distribution, or selling or licensing copies, or posting to personal, institutional or third party websites are prohibited.

In most cases authors are permitted to post their version of the article (e.g. in Word or Tex form) to their personal website or institutional repository. Authors requiring further information regarding Elsevier's archiving and manuscript policies are encouraged to visit:

http://www.elsevier.com/copyright

Author's personal copy



Available online at www.sciencedirect.com



New Astronomy 13 (2008) 418-435



www.elsevier.com/locate/newast

Graphic-card cluster for astrophysics (GraCCA) – Performance tests

Hsi-Yu Schive*, Chia-Hung Chien, Shing-Kwong Wong, Yu-Chih Tsai, Tzihong Chiueh

Department of Physics, National Taiwan University, No. 1, Section 4, Roosevelt Road, Taipei 10617, Taiwan

Received 20 July 2007; received in revised form 15 December 2007; accepted 17 December 2007 Available online 23 December 2007 Communicated by G.F. Gilmore

Abstract

In this paper, we describe the architecture and performance of the GraCCA system, a graphic-card cluster for astrophysics simulations. It consists of 16 nodes, with each node equipped with two modern graphic cards, the NVIDIA GeForce 8800 GTX. This computing cluster provides a theoretical performance of 16.2 TFLOPS. To demonstrate its performance in astrophysics computation, we have implemented a parallel direct *N*-body simulation program with shared time-step algorithm in this system. Our system achieves a measured performance of 7.1 TFLOPS and a parallel efficiency of 90% for simulating a globular cluster of 1024 K particles. In comparing with the GRAPE-6A cluster at RIT (Rochester Institute of Technology), the GraCCA system achieves a more than twice higher measured speed and an even higher performance-per-dollar ratio. Moreover, our system can handle up to 320M particles and can serve as a general-purpose computing cluster for a wide range of astrophysics problems.

© 2007 Elsevier B.V. All rights reserved.

PACS: 95.10.ce; 98.10.+z

Keywords: Gravitation; Stellar dynamics; Methods: N-body simulations; Methods: numerical

1. Introduction

The gravitational N-body simulation plays a significant role in astrophysics, including planetary systems, galaxies, galactic nuclei, globular clusters, galaxy clusters, and large-scale structures of the universe. The number of particles involved (denoted as N) ranges from O(10) in planetary systems to O(10¹⁰) in cosmological simulations. Since gravity is a long range force, the main challenge of such simulation lies in the calculation of all N^2 pairwise interactions. Therefore anything involves particle number exceeding 10^6 will have to employ chiefly a mean-field scheme (see below). In the case of collisional system, the evolution time-scale is roughly determined by two-body relaxation time which is

proportional to $N/\log(N)$ (Spitzer, 1987). It implies that the total simulation time approximately scales as $O(N^3)$ (Giersz and Heggie, 1994; Makino, 1996). Therefore, the size of such astrophysical simulation is usually limited. For example, for a CPU with 10 GFLOPS (Giga Floating Operations per Second) sustained performance, it would take more than 5 years to simulate the core collapse in a globular cluster with N=64 K.

A common way to speed up the N^2 force calculation is to adopt the individual time-step scheme (Aarseth, 1963) along with block time-step algorithm (McMillan, 1986; Makino, 1991). The former assigns a different and adaptive time-step to each particle. Since the characteristic time-scale in some astrophysical simulations varies greatly between a dense region and a sparse region, it is more efficient to assign an individual time-step to each particle. The latter normally quantizes the time-steps to the power of two and advances particles group-by-group. Such an algorithm is especially suitable for vector machines and cluster computers, since a

^{*} Corresponding author. Tel./fax: +886 223670358.

E-mail address: b88202011@ntu.edu.tw (H.-Y. Schive).

group of particles may be advanced in parallel. Moreover, it also reduces the time for predicting the particle attributes.

An alternative approach to improve performance is to replace the direct-summation scheme by an approximate and efficient scheme, which has a better scaling than $O(N^2)$. Examples of such schemes include the Barnes–Hut tree code (Barnes and Hut, 1986), Particle-Mesh (PM) code (Klypin and Holtzman, 1997), Particle–Particle/Particle–Mesh (P³M) code (Efstathiou and Eastwood, 1981), and Tree-Particle–Mesh (TPM) code (Xu, 1995). These schemes are efficient and can deal with a large number of particles. Accordingly, they are often used in large-scale structure simulations. The drawbacks of such schemes are the limited accuracy and the incapability to deal with close encounters, which make them inappropriate to study some physics, such as the core collapse in globular cluster.

To achieve both accuracy and efficiency, one needs a high-performance computer with direct-summation algorithm. The development of GRAPE (GRAvity piPE) (Sugimoto et al., 1990; Makino et al., 2003; Fukushige et al., 2005) is made for this purpose. It is a special-purpose hardware dedicated to the calculation of gravitational interactions. By implementing multiple force calculation pipelines to calculate multiple pairwise interactions in parallel, it achieves an ultra-high performance. The latest version, GRAPE-6, comprises 12,288 pipelines and offers a theoretical performance of 63.04 TFLOPS. There is also a less powerful version, GRAPE-6A, released in 2005. It is designed for constructing a PC-GRAPE cluster system, in which each GRAPE-6A card is attached to one host computer. A single GRAPE-6A card has 24 force calculation pipelines and offers a theoretical performance of 131.3 GFLOPS. Some research institutes have constructed such PC-GRAPE clusters (Fukushige et al., 2005; Johnson and Ates, 2005; Harfst et al., 2007; MODEST¹), where the peak performance is reported to be about four TFLOPS. However, the main disadvantages of such system are the relatively high cost, the low communication bandwidth, and the lack of flexibility due to its special-purpose design (Portegies Zwart et al., in press).

By contrast, the graphic processing unit (GPU) now provides an alternative for high-performance computation (Dokken et al., 2005). The original purpose of GPU is to serve as a graphics accelerator for speeding up image processing and 3D rendering (e.g., matrix manipulation, lighting, fog effects, and texturing). Since these kinds of operations usually involve a great number of data to be processed independently, GPU is designed to work in a Single Instruction, Multiple Data (SIMD) fashion that processes multiple vertexes and fragments in parallel. Inspired by its advantages of programmability, high performance, large memory size, and relatively low cost, the use of GPU for general-purpose computation (GPGPU²)

has become an active area of research ever since 2004 (Fan et al., 2004; Owens et al., 2005, 2007). The theoretical performance of GPU has grown from 50 GFLOPS for NV40 GPU in 2004 to more than 500 GFLOPS for G80 GPU (which is adopted in GeForce 8800 GTX graphic card) in late 2006. This high computing power mainly arises from its fully pipelined architecture plus the high memory bandwidth.

The traditional scheme in GPGPU works as follows (Pharr and Fernando, 2005; Dokken et al., 2005). First, physical attributes are stored in a randomly accessible memory in GPU, called texture. Next, one uses the highlevel shading languages, such as GLSL,³ Cg (Fernando and Kilgard, 2003), Brook (Buck et al., 2004), or HLSL, to program GPU for desired applications. After that, one uses graphics application programming interface (API) such as OpenGL⁵ or DirectX⁶ to initialize computation, to define simulation size, and to transfer data between PC and GPU memory. Note that the original design of graphic card is to render calculation results to the screen, which only supports 8-bit precision for each variable. So finally, in order to preserve the 32-bit accuracy, one needs to use a method called "frame buffer object" (FBO) to redirect the calculation result to another texture memory for further iterations. In addition, this method also makes the iterations in GPU more efficient. For example in many GPGPU applications, the entire computation may reside within the GPU memory (except for initializing and storing data in hard disk), which minimizes the communication between GPU and the host computer.

In February 2007, the NVIDIA Corporation releases a new computing architecture in GPU, the Compute Unified Device Architecture (CUDA) (NVIDIA, 2007), which makes the general-purpose computation in GPU even more efficient and user friendly. In comparing with the traditional graphic API, CUDA views GPU as a multithreaded coprocessor with standard C language interface. All threads that execute the same kernel in GPU are divided into several thread blocks, and each block contains the same number of threads. Threads within the same block may share their data through an on-chip parallel data cache, which is small but has much lower memory latency than the off-chip DRAMS. So, by storing common and frequently used data in this fast shared memory, it is possible to remove the memory bandwidth bottleneck for computation-intensive applications.

For hardware implementation, all stream processors in GPU are grouped into several multiprocessors. Each multiprocessor has its own shared memory space and works in a SIMD fashion. Each thread block mentioned above is executed by only one multiprocessor, so these threads may share their data through the shared memory. Take

¹ See http://modesta.science.uva.nl.

² See http://www.gpgpu.org.

³ See http://www.opengl.org/documentation/glsl.

⁴ See http://msdn2.microsoft.com/en-us/library/bb509638.aspx.

⁵ See http://www.opengl.org.

⁶ See http://msdn2.microsoft.com/en-us/xna/aa937781.aspx.

the NVIDIA GeForce 8800 GTX graphic card (NVIDIA, 2006) for example. It consists of 16 multiprocessors. Each multiprocessor is composed of eight stream processors and has 16 KB shared memory. By allowing the dual-issue of MAD (multiplication and addition) and MUL (multiplication) instructions, this graphic card gives a theoretical computing power of 518.4 GFLOPS. Besides, it has 768 MB GDDR3 memory (named as the device memory or GPU memory) with memory bandwidth of 86.4 GB/s and supports IEEE-754 single-precision floating-point operations. By contrast, the currently most advanced memory bus, dual-channel DDR2 800, in a workstation has a memory bandwidth of 12.8 GB/s.

Scientific computations such as finite-element method and particle-particle interactions are especially suitable for GPGPU applications, since they can easily take advantage of the parallel-computation architecture of GPU. In previous works, Nyland et al. (2004) and Harris (2005) implemented the N-body simulation in GPU but with limited performance improvement. More recently, a 50-fold speedup over Xeon CPU was achieved by using GeForce 8800 GTX graphic card and Cg shading language (Portegies Zwart et al., in press), but it is still about an order of magnitude slower than a single GRAPE-6A card. Elsen et al. (2007) achieved nearly 100 GFLOPS sustained performance by using ATI X1900XTX graphic card and Brook shading language. Hamada and Iitaka (submitted for publication) proposed the "Chamomile" scheme by using CUDA, and achieved a performance of 256 GFLOPS for acceleration calculation only. Belleman et al. (in press) proposed the "Kirin" scheme also by using CUDA, and achieved a performance of 236 GFLOPS for acceleration, jerk, and potential calculations. Although the works of Hamada et al. have outperformed what can be achieved by a single GRAPE-6A card, these are either a sequential code that applies to a single GPU (Hamada and Iitaka, submitted for publication) or a parallel code but only has been tested on a 2-GPU system (Belleman et al., in press). Consequently, their performances are still incomparable to those of GRAPE-6 and GRAPE-6A cluster.

Based on these works, we have built a 32-GPU cluster named GraCCA, which is compatible to CUDA and has achieved a measured performance of about 7 TFLOPS. In this paper, we describe the architecture and performance of our GPU cluster. We first describe the hardware architecture in detail in Section 2, and then our implementation of parallel direct *N*-body simulation in Section 3. We discuss the performance measurements in Section 4. In Section 5, we give a theoretical performance model, and finally a discussion of comparison with GRAPE, stability of GraCCA, and some future outlook are given in Section 6.

2. GPU cluster

In this section, we first show the architecture of GraC-CA, and then discuss the bandwidth measurement between PC and GPU memory, an issue that can be the bottleneck of scientific computation.

2.1. Architecture of GraCCA

Fig. 1 shows the architecture of GraCCA, and Node 1 is enlarged for detail. The cluster consists of 16 nodes, with




Fig. 1. The architecture of GraCCA. The node 1 is enlarged for detail. This figure is plotted by following the architecture description in Fan et al. (2004), but modified to fit the architecture of our system.

each node equipped with two graphic cards, the NVIDIA GeForce 8800 GTX, for general-purpose computation. Each graphic card has a GDDR3 memory with 768 MB and a G80 GPU. Its theoretical computing power amounts to 518.4 GFLOPS. The whole system therefore provides a theoretical computing power of $518.4 \times 32 = 16.2$ TFLOPS (exclusive of computation executed by CPUs). In Table 1, we list the main components of a single node in our system. Apart from graphic cards, other components are similar to those of a general PC cluster.

Each graphic card is installed in a PCI-Express x16 slot and each node is connected to a gigabit Ethernet switch. Figs. 2 and 3 are the photos of our GPU cluster and a single node, respectively. We use MPI as the API to transfer data between different CPU processes (including two pro-

Table 1
The main components of a single node in our GPU cluster

Component	Model	Amount
Motherboard	Gigabyte GA-M59SLI –S5	1
Graphic card	Gigabyte GV-NX88X768H-RH	2
CPU	AMD Athlon 64 X2 3800	1
Power supply	Thermaltake Toughpower 750 W	1
RAM	Transcend DDR2-667 1GB	2
Hard disk	Seagate 80G SATAII	1



Fig. 2. The photo of GraCCA.



Fig. 3. The photo of a single node in GraCCA.

cesses in the same node). Each process is taken by one GPU. For transferring data between PC memory and GPU memory, we adopt CUDA library as API. Since GPU is capable of ultra-fast computation, the communication between PC and GPU memory could be a bottleneck if it is not sufficiently optimized. We illustrate this point in next section.

By installing two graphic cards in a single PC, we maximize the performance of a single computing node. Moreover, as shown in Section 2.2, this architecture also utilizes the total bandwidth between PC and GPU memory more efficiently.

2.2. Bandwidth between PC and GPU memory

Data transfer between PC and GPU memory contains two parts: from PC to GPU memory (downstream) and from GPU to PC memory (upstream). Although the theoretical bandwidth of PCI-Express x16 is 4 GB/s in each direction, it is well known that for traditional OpenGL API, the effective bandwidth is asymmetric. So it would be more prudent to measure them separately.

Figs. 4 and 5 show the effective downstream and upstream bandwidths measured by CUDA API, as a function of the size of transferred data. The measured result is obtained by averaging over 1000 steps. In the case of single GPU, we can see that for package size >1MB, the bandwidth in each direction both achieve about 1500-1700 MB/s. It makes no significant difference between downstream and upstream bandwidth for CUDA API. Moreover, GPUs installed in northbridge and southbridge give about the same performance (the southbridge GPU exceeds the northbridge GPU by about 150 MB/s in downstream bandwidth for large data). For a more realistic case, with multiple GPUs running parallelly, two GPUs in the same node must transfer data to and from the PC memory simultaneously. In this case, the bandwidth of each GPU reduces to about 950 MB/s for package size >256 KB,




Fig. 4. The downstream bandwidths as a function of the package size. Solid, dashed, and dotted curves show the measured results of GPU in northbridge, southbridge, and when two GPUs run simultaneously, respectively.




Fig. 5. The upstream bandwidths as a function of the package size. Solid, dashed, and dotted curves show the measured results of GPU in northbridge, southbridge, and when two GPUs run simultaneously, respectively.

giving a total bandwidth of about 1900 MB/s. As discussed in Section 4.2, given the drop in data speed this high-speed transfer still makes the communication time between GPU and PC memory nearly negligible for a direct *N*-body problem.

3. Direct N-body simulation in GPU cluster

To demonstrate the practicability and performance of GraCCA, we have implemented the direct *N*-body simulation in this system. In the following, we first describe the

single-GPU implementation in detail, and then follow the parallel algorithm.

3.1. Single-GPU implementation

To implement the gravitational N-body calculation in a single GPU, we follow the basic ideas of Chamomile scheme (Hamada and Iitaka, submitted for publication) and Kirin scheme (Belleman et al., in press), but with some modifications and a more detailed description. As described in Section 1, one of the most important features of CUDA and GeForce 8800 GTX graphic card is the small but fast on-chip shared memory. It is the key to fully explore the computing power of GPU. In addition, all threads executed in GPU are grouped into several thread blocks, and each of these blocks contains the same number of threads. For simplicity, we use the term "Grid Size (GS)" to denote the number of thread blocks, and "Block Size (BS)" to denote the number of threads within each thread block. Therefore, the total number of threads is given by GS * BS. In our current implementation, both BS and GS are free parameters which should be given before compilation. Also note that only threads within the same thread block may share their data through shared memory.

In our current implementation, only acceleration and its time derivative (jerk) are evaluated by GPU. Other parts of the program, such as advancing particles, determining time-step, and decision making, are performed in host computer. Fig. 6 shows the schematic diagram of our single-GPU implementation for acceleration and jerk calculations. Following the convention in *N*-body simulation, interactive particles are divided into *i*-particles and *j*-particles. The main task of GPU is to calculate the acceleration and jerk on *i*-particles exerted by *j*-particles according to the following:

$$\mathbf{a}_i = \sum_j m_j \frac{\mathbf{r}_{ij}}{\left(r_{ij}^2 + \varepsilon^2\right)^{3/2}} \tag{1}$$

and

$$\mathbf{j}_{i} = \sum_{j} m_{j} \left[\frac{\mathbf{v}_{ij}}{(r_{ij}^{2} + \varepsilon^{2})^{3/2}} + 3 \frac{(\mathbf{v}_{ij} \cdot \mathbf{r}_{ij}) \mathbf{r}_{ij}}{(r_{ij}^{2} + \varepsilon^{2})^{5/2}} \right], \tag{2}$$

where m, \mathbf{r}_{ij} , \mathbf{v}_{ij} , \mathbf{a} , \mathbf{j} , and ε are mass, relative position, relative velocity, acceleration, jerk, and softening parameter. To make it more clearly, we use P_{ks} to denote the pairwise interaction between sth i-particle and kth j-particle. So, to match the CUDA programming model and extract the maximum performance of GPU, all N^2 pairwise interactions are grouped into $(N/BS)^2$ groups (denoted as G_{mn} , $m=1, 2, \ldots, N/BS$, $n=1, 2, \ldots, N/BS$). Each group G_{mn} contains BS^2 pairwise interactions between i-particles and j-particles. It may be expressed as

$$G_{mn} = \{ P_{ks} | (m-1) \cdot BS < k \le m \cdot BS;$$

$$(n-1) \cdot BS < s \le n \cdot BS \}.$$
(3)




Fig. 6. The schematic diagram of our single-GPU implementation for acceleration and jerk calculations. The interaction groups computed by Block(1) are highlighted with blue border. The red regions in *i*-particle and *j*-particle arrays are the particles used to compute the group $G_{1,1}$.

Groups within the same column are computed by the same thread block sequentially. In other words, for those *i*-particles belong to the same column of groups, the acceleration and jerk are evaluated group-by-group by a single thread block. For the case that N/BS > GS, a thread block should evaluate more than one column of G_{ij} . For example, $G_{1,1}$, $G_{2,1},\ldots,G_{N/BS,1}$, $G_{1,1+GS},G_{2,1+GS},\ldots,G_{N/BS,1+GS},\ldots$, are evaluated by Block(1); $G_{1,2}, G_{2,2},\ldots,G_{N/BS,2}, G_{1,2+GS}, G_{2,2+GS},\ldots$, are evaluated by Block(2), etc.

The evaluation of group $G_{1,1}$ in Fig. 6 is shown in detail in Fig. 7. Block(1) is comprised of BS threads, and each thread(s) evaluates the acceleration and jerk on sth i-particle exerted by *j*-particles. For example, $P_{2,1}, P_{3,1}, \dots, P_{BS,1}$ are evaluated by Thread(1); $P_{1,2}, P_{3,2}, \dots, P_{BS,2}$ are evaluated by Thread(2), etc. This kind of computation decomposition fully exploits the immense parallel computing power of modern GPU. Besides, since threads within the same thread block may share their data through fast shared memory, each thread only needs to load one *i*-particle (the sth j-particle) into the shared memory. It reduces the number of data transfers between device memory and shared memory, which has much higher memory latency and lower bandwidth than the on-chip memory. Moreover, since the number of pairwise force calculations in G_{mn} is proportional to BS², but the number of data loading from




Fig. 7. The schematic diagram of the evaluation of group $G_{1,1}$ in Fig. 6. The T(s) stands for the sth thread within the Block(1). The interaction pairs computed by T(1) are highlighted with blue border.

device memory to shared memory is proportional to BS, we could further eliminate this memory bandwidth bottleneck by having larger BS (128 for example). On the other hand, because different thread evaluates force on different *i*-particle, we may store the information of *i*-particles in perthread registers instead of shard memory.

The calculation procedure of a force loop may be summarized as following:

- (1) The host computer copies the data of *i*-particles and *j*-particles from PC memory to device memory through PCI-Express x16 slot.
- (2) Each thread loads the data of *i*-particle into registers based on one-to-one correspondence.
- (3) Each thread loads the data of *j*-particle into shared memory based on one-to-one correspondence.
- (4) Each thread block evaluates one group of pairwise interactions (G_{mn}) .
- (5) Repeat (3)–(4) for m = 1, 2, ..., N/BS.
- (6) Repeat (2)–(5) R times if (R-1) * GS < N/BS $\leq R *$ GS.
- (7) GPU copies the acceleration and jerk on *i*-particles from device memory back to PC memory through PCI-Express x16 slot.

Note that by iterating over *j*-particles first, all data of *i*-particles may stay in the same registers during the calculation of whole column of G_{mn} . Moreover, when switching from one G_{mn} to another, each thread only needs to reload seven variables (mass, position, and velocity of *j*-particles)

instead of 12 (position, velocity, acceleration, and jerk of *i*-particles) from the device memory. So, it reduces the communication time between device memory and on-chip memory and results in a better performance, especially for small number of particles.

Finally, to integrate the orbits of particles, currently we adopt the fourth-order Hermite scheme (Makino and Aarseth, 1992) with shared time-step algorithm. For time-step determination, we first use the formula (Aarseth, 1985)

$$dt = \left(v \frac{|\mathbf{a}||\ddot{\mathbf{a}}| + \dot{\mathbf{j}}^2}{|\dot{\mathbf{j}}||\ddot{\mathbf{j}}| + \ddot{\mathbf{a}}^2}\right)^{1/2},\tag{4}$$

where *v* is an accuracy parameter, to evaluate the time-step for each particle, and then adopt the minimum of them as the shared time-step.

3.2. Parallel algorithm

To parallelize the direct N-body simulation in GraCCA, we adopt the so called "Ring Scheme". In this scheme, all GPUs are conceptually aligned in a circle. Each GPU contains a subset of $N/N_{\rm gpu}$ i-particles (denoted as Sub-I, $N_{\rm gpu}$ denotes the total number of GPUs). Besides, j-particles are also divided into $N_{\rm gpu}$ subsets (denoted as Sub-J), and a force loop is composed of $N_{\rm gpu}$ steps. During each step, each GPU evaluates the force from a Sub-J on its own Sub-I, and then transfer the data of Sub-J between different GPUs.

The calculation procedure of a force loop may be summarized as following:

- Initialize the acceleration and jerk backup arrays of each Sub-I as zeros.
- (2) Copy the mass, position, and velocity arrays of each Sub-I to that of Sub-J.
- (3) Use GPU to compute the acceleration and jerk on Sub-I exerted by the current Sub-J.
- (4) Use CPU to sum the computing results of GPU with the backup arrays.
- (5) Send the data of Sub-J to the GPU in clockwise direction and receive the data of Sub-J from the GPU in counterclockwise direction. Replace the data of current Sub-J by the received data.
- (6) Repeat (3)–(5) $N_{\rm gpu}$ times.

Note that in this scheme, we may use the non-blocking send and receive (ISEND and IRECV in MPI) to start the data transfer before step (4). The next force loop will wait until the data transfer is complete. By doing so, we could reduce the network communication time since it would be partially overlapped with the force computation (Dorband et al., 2003).

4. Performance

In this section, we discuss the performance of GraCCA for direct *N*-body simulation. For all performance-testing

simulations, we used the Plummer model with equal-mass particles as initial condition and adopted the standard units (Heggie and Mathieu, 1986), where gravitational constant G is 1, total mass M is 1, and total energy E is -1/4. This initial condition is constructed by using the software released by Barnes (1994). For software, we used Linux SMP kernel version 2.6.16.21–0.8, gcc version 4.1.0, CUDA Toolkit version 0.8 for Linux x86 32-bit, CUDA SDK version 0.8.1 for Linux x86 32-bit, and Linux Display Driver version 97.51.

In the following, we first discuss the optimization of GS and BS. We then assess the performance of single-GPU system, and finally the performance of multi-GPU system.

4.1. Optimization of GS and BS

As mentioned in Section 3.1, both GS (number of thread blocks) and BS (number of threads within each thread block) are free parameters in our current implementation. In theory, in order to maximize the utilization of GPU resources, both GS and BS should be chosen as large as possible. But on the other hand, a larger BS would introduce a higher cumulative error (Hamada and Iitaka, submitted for publication). So, it would be necessary to determine the optimized values of GS and BS.

Fig. 8 shows the calculation time per step as a function of GS for different number of particles. BS is set to 128. It can be seen that for GS \leq 16, the calculation time per step is inversely proportional to GS. This result is consistent with the architecture of GeForce 8800 GTX, which has exactly 16 multiprocessors. Since each thread block is executed by only one multiprocessor, executing a kernel in

GPU with GS \leq 16 will result in 16-GS "idle" multiprocessors. On the other hand, for GS = n * 16, n = 2, 3, 4, ..., each multiprocessor processes more than one thread block concurrently. It enables a more efficient utilization of GPU resources. As shown in Fig. 8, a single-GPU system is able to achieve its maximum performance for GS \geq 32.

Fig. 9 shows the calculation time per step as a function of BS for different number of particles. GS is set to 32. It can be seen that for BS \geq 96 (except for BS = 160), it approaches the maximum performance. The best performance occurs for BS = 128 in our current implementation. Note that for BS = 160, the performance drops about 13 percent. It is mainly due to the current implementation of CUDA and graphic driver, and may be improved in future versions.

Accordingly, we adopt (GS, BS) = (32,128) for all performance tests in the following sections (except for the cases when $N/N_{\rm gpu} < 4$ K).

4.2. Single-GPU performance

Fig. 10 shows the calculation time per step versus the total number of particles. The measured result is obtained by averaging over 1000 steps for N < 128 K and over 100 steps for $N \ge 128$ K. Calculation time for initialization procedure is excluded. For the GRAPE system (Makino et al., 2003; Fukushige et al., 2005), a time estimate is provided to evaluate the system speed. In a similar fashion, the total calculation time per step for a single-GPU system can be expressed as

$$T_{\text{single}} = T_{\text{host}} + T_{\text{PCIe}} + T_{\text{GPU}},\tag{5}$$




Fig. 8. The wall-clock time per step as a function of the grid size (GS). Solid, dashed (square), dotted, and dashed (triangle) curves show the measured results for N = 128 K, 256 K, 512 K, and 1024 K, respectively.

H.-Y. Schive et al. | New Astronomy 13 (2008) 418-435




Fig. 9. The wall-clock time per step as a function of the block size (BS). Solid, dashed (square), dotted, and dashed (triangle) curves show the measured results for N = 128 K, 256 K, 512 K, and 1024 K, respectively.




Fig. 10. The wall-clock time per step as a function of the number of particles (N) in the single-GPU system.

where $T_{\rm host}$ is the time for host computer to predict and correct particles, as well as to determine the next time-step, $T_{\rm PCIe}$ is the time for transferring data between PC and GPU memory through PCI-Express x16 slot, and $T_{\rm GPU}$ is the time for GPU to calculate the acceleration and jerk.

It is clear from Fig. 10 that for $N \ge 4$ K, the performance curve has a slope of 2, which is the signature of N^2 calculation. It also verifies that for a large number of

N, both $T_{\rm host}$ and $T_{\rm PCIe}$ are negligible. But for $N < 4~{\rm K}$, insufficient number of particles results in inefficient utilization of GPU resources. Moreover, the time for communication between PC and GPU memory and for computation in host computer become non-negligible. These factors further reduce the performance. We will describe the performance modeling for single-GPU calculation in detail in Section 5.1.

Fig. 11 gives the measured performance in GFLOPS as a function of the total number of particles. The performance in GFLOPS is defined as

$$P_{\text{GFLOPS}} = \frac{N^2 N_{\text{FLOP}}}{T_{\text{single}}} \cdot 1024^{-3},\tag{6}$$

where N_{FLOP} is the total number of floating-point operations for one pairwise acceleration and jerk calculation, and T_{single} is the average calculation time per step in single-GPU system. Here we adopt $N_{\text{FLOP}} = 57$ (Makino et al., 2003; Fukushige et al., 2005) in order to compare to the result of the GRAPE system. As discussed above, the performance drops for small values of $N(N \le 4 \text{ K})$ due to data communication, host computer computation, and insufficient threads in GPU. On the other hand for $N \ge 16$ K, the single-GPU system approaches its peak performance, which is about 250 GFLOPS for acceleration and jerk calculations. We note that the performance of the single-GPU system is limited by the computing power of GPU itself. Also note that here we use T_{single} instead of T_{GPU} in Eq. (6) for calculating GFLOPS. It makes Fig. 11 more practical and illustrative since T_{single} and $T_{\rm GPU}$ could be significantly different for small N (see Fig. 18).

4.3. Multi-GPU performance

Fig. 12 shows the calculation time per step versus the total number of particles for different number of GPUs ($N_{\rm gpu}$). Six curves denote the 1-, 2-, 4-, 8-, 16-, and 32-GPU systems, respectively. For the multi-GPU system, the total calculation time per step may be expressed as

$$T_{\text{multi}} = T_{\text{host}} + T_{\text{PCIe}} + T_{\text{GPU}} + T_{\text{net}}, \tag{7}$$

where $T_{\rm host}$, $T_{\rm PCIe}$, $T_{\rm GPU}$ are defined in the same way as Section 4.2, and $T_{\rm net}$ is the time for transferring data between different nodes through the gigabit network. Note that for a dual-GPU system, the result is measured by two GPUs installed in the same node, which provides higher communication bandwidth between the two GPUs.

In Fig. 12, all six curves have slope of 2 for $N/N_{\rm gpu} \geqslant 4$ K, which is consistent with Fig. 10. It shows that for large numbers of N, $T_{\rm host}$, $T_{\rm PCIe}$, and $T_{\rm net}$ are all negligible, giving $T_{\rm multi} \sim T_{\rm GPU}$. We will describe the performance modeling for multi-GPU calculation in detail in Section 5.2.

Fig. 13 shows the results of performance measurements in GFLOPS as a function of the total number of particles for different numbers of GPUs. We can see that for $N/N_{\rm gpu} \ge 16$ K, each system with different number of GPUs approaches their peak performance. Moreover, it demonstrates a great scalability of our system. The maximum performance of the multi-GPU system is still limited by the computing power of GPU itself. For the 32-GPU case, the system achieves a total computing power of 7.151 TFLOPS, in which case each GPU achieves a performance of 223 GFLOPS. It is about 89 percent of the peak performance in a single-GPU system.

In Figs. 12 and 13, the crossover points indicate that the system with more GPUs becomes marginally faster or even slower than the system with fewer GPUs. All these points appear when $N/N_{\rm gpu}=1$ K. This result is consistent with Fig. 11, since when the number of particles changes from 2 K to 1 K, the performance of single GPU drops more than 50%.




Fig. 11. The measured performance in GFLOPS as a function of the number of particles (N) in the single-GPU system.




Fig. 12. The wall-clock time per step as a function of the total number of particles (N) for different number of GPUs ($N_{\rm gpu}$). The cases of $N_{\rm gpu} = 1, 2, 4, 8, 16,$ and 32 are plotted, respectively.




Fig. 13. The measured performance in GFLOPS as a function of the total number of particles (N) for different number of GPUs ($N_{\rm gpu}$). The cases of $N_{\rm gpu} = 1, 2, 4, 8, 16$, and 32 are plotted, respectively.

Fig. 14 shows the calculation time per step as a function of the number of GPUs for different N. For $N/N_{\rm gpu} \geqslant 4$ K, all curves have slope of about -1, which indicates that the calculation time per step is roughly inversely proportional to the number of GPUs. It further verifies the great scalability of our GPU cluster, especially for $N \geqslant 128$ K. For

the $N=1024~\rm K$ case, it has a slope of -0.974. The calculation speed of 32-GPU system is 28.8 times faster than single-GPU system, in which the parallel efficiency achieves 90.1%. Fig. 15 shows the speedup factor versus the number of GPUs for different N, where the speedup factor s is defined as




Fig. 14. The wall-clock time per step versus the number of GPUs for different number of particles (N). The cases of N = 16 K, 32 K, 64 K, 128 K, 256 K, 512 K, and 1024 K are plotted, respectively.




Fig. 15. The speedup factor versus the number of GPUs for different number of particles (N). The cases of N = 16 K, 32 K, 64 K, 128 K, 256 K, 512 K, and 1024 K are plotted, respectively. The block dashed curve indicates the case of ideal speedup.

$$s(N, N_{\text{gpu}}) = \frac{T_{\text{single}}(N)}{T_{\text{multi}}(N, N_{\text{gpu}})}.$$
 (8)

To demonstrate the GPU's ability for conducting the most time-consuming astrophysical computation, in Fig. 16 we show the temporal evolution of core density in the Plummer model up to N = 64 K. The core density is estimated

by using the method proposed by Casertano and Hut (1985), and with a faster convergence property suggested by McMillan et al. (1990). The time (x axis) in Fig. 16 is scaled by $212.75 * \log(0.11 \ N)/N$ (Giersz and Heggie, 1994). Note that to capture the post-collapse behavior (e.g., gravothermal oscillation), one needs an alternative integration scheme such as KS regularization (Mikkola




Fig. 16. The temporal evolution of core density in the Plummer model. The cases of N = 8 K, 16 K, 32 K, and 64 K are plotted and vertically shifted by 0, 2, 4, and 6 units, respectively.

and Aarseth, 1998) to handle close two-body encounters and stable binaries (Makino, 1996). Currently this scheme is not yet implemented in our program.

5. Performance modeling

In this section, we construct a performance model of direct *N*-body simulation in GraCCA, and compare that to the measured performance. The performance model we adopt is similar to that of GRAPE-6 (Makino et al., 2003) and GRAPE-6A (Fukushige et al., 2005), but modified to fit the architecture of our system. In the following, we first present a performance model of the single-GPU system, and then follow the model of cluster system.

5.1. Performance modeling of single-GPU system

As mentioned in Section 4.2, the calculation time per step for direct N-body simulation in a single-GPU system $(T_{\rm single})$ may be modeled by Eq. (5): $T_{\rm single}(N) = T_{\rm host}(N) + T_{\rm PCIe, \ single}(N) + T_{\rm GPU}(N)$. $T_{\rm host}$ is the time spent on the host computer. In our current implementation, it may be written as

$$T_{\text{host}}(N) = T_{\text{pred}}(N) + T_{\text{corr}}(N) + T_{\text{timestep}}(N), \tag{9}$$

where $T_{\rm pred}$ is the time for prediction, $T_{\rm corr}$ is the time for correction, and $T_{\rm timestep}$ is the time for time-step determination. All of these operations are roughly proportional to the number of particles, so we may rewrite Eq. (9) as

$$T_{\text{host}}(N) = (t_{\text{pred}} + t_{\text{corr}} + t_{\text{timestep}}) \cdot N \equiv t_{\text{host}} \cdot N, \tag{10}$$

where the lower-case letter "t" represents the computation time "per particle". This number is mainly determined by

the computing power of host computer, and is roughly the same for different N. So in our performance model, we take $t_{\rm host}$ as a constant and $T_{\rm host}(N)$ is directly proportional to N. $T_{\rm PCIe, \, single}$ is the time spent on data transfer in PCI-Express x16 lanes. Since the effective bandwidth between PC and GPU memory in a single-GPU case is different from the multi-GPU case (see Section 2.2), here we use the subscript "single" to emphasize the difference. $T_{\rm PCIe, \, single}$ may be written as

$$T_{\text{PCIe, single}}(N) = T_i(N) + T_j(N) + T_{\text{force}}(N)$$

$$= (t_i + t_j + t_{\text{force}}) \cdot N$$

$$\equiv t_{\text{PCIe, single}} \cdot N, \tag{11}$$

where T_i is the time for transferring *i*-particle position and velocity downstream to GPU memory, T_j is the time for transferring *j*-particle mass, position, and velocity downstream to GPU memory, and $T_{\rm force}$ is the time for transferring *i*-particle acceleration and jerk upstream to PC memory. The lower-case "t" represents the communication time per particle. They could be written as $t_i = 24/{\rm BW_{down}}$, and $t_{\rm force} = 24/{\rm BW_{up}}$, where ${\rm BW_{down}}$ and ${\rm BW_{up}}$ represent the downstream and upstream bandwidth, respectively. So, by measuring ${\rm BW_{down}}$ and ${\rm BW_{up}}$ (see Figs. 4 and 5), we may estimate $t_{\rm PCIe}$, single. Finally, $T_{\rm GPU}$ is the time spent on force calculation in GPU. It may be expressed as

$$T_{\text{GPU}} = t_{\text{pair}} \cdot N^2, \tag{12}$$

where $t_{\rm pair}$ is the calculation time for a single pairwise interaction. Note that $T_{\rm GPU}$ scales with N^2 . The measured results of $t_{\rm host}$, $t_{\rm PCIe, \ single}$, and $t_{\rm pair}$ are recorded in unit of millisecond in Table 2.

Table 2
Measured results of performance parameters in single- and multi-GPU systems (in unit of millisecond)

$t_{ m host}$	$t_{\mathrm{PCIe,\ single}}$	$t_{\mathrm{PCIe,\ multi}}$	$t_{ m net}$	$t_{ m pair}$
2.746×10^{-4}	4.745×10^{-5}	7.606×10^{-5}	2.725×10^{-4}	2.139×10^{-7}

Fig. 17 shows the wall-clock time per step predicted by this performance model (denoted as model 1), along with the measured performance for comparison. The agreement between model 1 and the measured result is quite good, except for the case with small number of particles (N < 4 K). The discrepancy is originated from the lower PCI-Express x16 bandwidth and the less efficient utilization of GPU resource for small N (see Figs. 4, 5, and 11). Since the numbers recorded in Table 2 are the optimum values, it would be more prudent to define efficiency factors both for $t_{\rm PCIe, \ single}$ and $t_{\rm pair}$ for small N (denoted as model 2). In practice, we may rewrite Eq. (5) as

$$T_{\text{single}}(N) = t_{\text{host}} \cdot N + \frac{t_{\text{PCIe, single}} \cdot N}{f_{\text{PCIe, single}}(N)} + \frac{t_{\text{pair}} \cdot N^2}{f_{\text{pair}}(N)}, \tag{13}$$

where

$$f_{\text{PCIe, single}}(N) = \begin{cases} 0.207 \log(N) - 1.152 & (N \le 16 \text{ K}) \\ 1 & (N > 16 \text{ K}) \end{cases},$$

$$f_{\text{pair}}(N) = \begin{cases} 0.454 \log(N) - 2.793 & (N \le 4 \text{ K}) \\ 1 & (N > 4 \text{ K}) \end{cases}.$$

 $f_{\rm PCIe,\; single}(N)$ and $f_{\rm pair}(N)$ are efficiency factors for $t_{\rm PCIe,\; single}$ and $t_{\rm pair}$, respectively. These factors are purely empirical and determined by fitting to the measured results of $t_{\rm PCIe,\; single}$ and $t_{\rm pair}$. Note that although $f_{\rm PCIe,\; single}$ and $f_{\rm pair}$ are discontinuous at N=16 K and 4 K, respectively, they are negligible since these discontinuities have influences on predicted performance by less than 2%. The wall-clock time per step predicted by model 2 is also presented in Fig. 17. It is clear that for N < 4 K, model 2 is in better agreement with the measured performance than model 1.

Fig. 18 shows the relative ratios of $T_{\rm host}$, $T_{\rm PCIe, single}$, and $T_{\rm GPU}$ in model 2. Since $T_{\rm GPU}$ scales with N^2 , but $T_{\rm host}$ and $T_{\rm PCIe, single}$ scale with N, $T_{\rm GPU}/T_{\rm single}$ would increase with N. This feature is clearly verified in Fig. 18. $T_{\rm GPU}/T_{\rm single}$ reaches 71% for N=4 K and 91% for N=16 K. These predicted ratios are consistent with the timing measurement discussed in Section 4.2.

5.2. Performance modeling of multi-GPU system

Following the performance model of the single-GPU system, the calculation time per step in our GPU cluster may be modeled as

$$T_{\text{multi}}(N, n) = t_{\text{host}} \cdot n + \frac{t_{\text{PCIe,multi}} \cdot N}{f_{\text{PCIe,multi}}(n)} + \frac{t_{\text{pair}} \cdot N \cdot n}{f_{\text{pair}}(n)} + T_{\text{net}}(N), \tag{14}$$

where $n \equiv N/N_{\rm gpu}$ is number of *i*-particles held by each GPU. The subscripts "multi" in $t_{\rm PCIe,\ multi}$ and $f_{\rm PCIe,\ multi}$

are used to highlight the difference of bandwidth between single- and multi-GPU systems. For the latter case, the efficiency factor $f_{\rm PCIe,\ multi}$ may be expressed as

$$f_{\text{PCIe,multi}}(n) = \begin{cases} 0.227 \log(n) - 1.235 & (n \le 16 K) \\ 1 & (n > 16 K) \end{cases}$$
(15)

 $T_{\rm net}$ is the time for transferring data of *j*-particles through gigabit network. In the ring communication topology, $T_{\rm net}$ may be expressed as

$$T_{\text{net}}(N) = t_{\text{net}} \cdot (N_{\text{gpu}} - 1) \cdot n, \tag{16}$$

where $t_{\rm net}$ is the time for transferring a single particle. It may be expressed as $t_{\rm net} = 28/{\rm BW}_{\rm net}$, where BW_{net} is the average measured bandwidth of gigabit network. The estimated value of $t_{\rm PCIe,\ multi}$ and $t_{\rm net}$ are recorded in Table 2. Note that for the dual-GPU case, since two GPUs are installed in the same node, we set $T_{\rm net} = 0$ in our performance model.

Fig. 19 shows the wall-clock time per step predicted by Eq. (14) for $N_{\rm gpu}=2$, 8, 32, along with the measured performance for comparison. Again, the agreement between modeled and measured performance is very good. It indeed captures the feature of lower slope when $N/N_{\rm gpu} < 4$ K (see Section 4.3).

Fig. 20 shows the relative ratios of $T_{\rm host}$, $T_{\rm PCIe,\ multi}$, $T_{\rm net}$, and $T_{\rm GPU}$ in multi-GPU performance model with $N_{\rm gpu}=2,\ 8,\ 32$. It can be seen that although the total calculation time is generally dominated by $T_{\rm GPU}$, the time spent on network communication is non-negligible in some cases. $T_{\rm net}/T_{\rm multi}$ exceeds 20% for $N\leqslant 128~{\rm K}$ in 32-GPU simulations and 10% for $N\leqslant 64~{\rm K}$ in 8-GPU simulations. Also note that although $T_{\rm PCIe,\ multi}$ plays a minor role in performance modeling, $T_{\rm PCIe,\ multi}/T_{\rm multi}$ still exceeds 9% for $N\leqslant 128~{\rm K}$ in 32-GPU simulations and 9% for $N\leqslant 32~{\rm K}$ in 8-GPU simulations. Finally, it shows that $T_{\rm host}$ is negligible in all cases.

6. Discussion

In this section, we address on the comparison of performance between GraCCA and GRAPE system, the stability of GraCCA, and finally a discussion of future work.

6.1. Comparison with GRAPE

6.1.1. Single-GPU system

The GRAPE-6A board with four GRAPE-6 processor chips has become available since 2005 (Fukushige et al., 2005). It is a single PCI card (currently a GRAPE PCI-X board is available) attached to a host computer. The theoretical peak performance of a single GRAPE-6A board is 131.3 GFLOPS for acceleration and jerk calculation. The maximum number of particles it can handle is up to 256 K. A single GRAPE-6A card costs about \$6 K.

In comparison with GRAPE-6A, the NVIDIA GeForce 8800 GTX graphic card transfers data between PC and GPU memory through PCI-Express x16 slot, which has a

H.-Y. Schive et al. | New Astronomy 13 (2008) 418-435




Fig. 17. The wall-clock time per step as a function of the number of particles (N) in the single-GPU system. Dotted and solid curves denote the results predicted by model 1 and model 2, respectively. Open triangles are the measured results.




Fig. 18. The relative ratios of T_{host} , $T_{\text{PCIe, single}}$, and T_{GPU} as a function of the number of particles (N) predicted by model 2. Solid, dashed, and dotted curves denote the $T_{\text{host}}/T_{\text{single}}$, $T_{\text{PCIe, single}}/T_{\text{single}}$, and $T_{\text{GPU}}/T_{\text{single}}$, respectively.

theoretical bandwidth of 4 GB/s in each direction. It is about 30 times higher than PCI bus. This rather high bandwidth eliminates the bottleneck in data communication between host computer and computing coprocessor. On the other hand, the measured performance of GRAPE-

6A card is currently limited by its communication speed. Therefore, by implementing the gravitational N-body calculation in a single 8800 GTX graphic card, we have achieved a computing power of about 250 GFLOPS for $N \ge 16$ K. Moreover, with 768 MB on-board memory it




Fig. 19. The wall-clock time per step as a function of the total number of particles (N) in the multi-GPU system. Solid, dashed, and dotted curves are the results predicted by the performance model for $N_{\rm gpu}=2$, 8, and 32, respectively. Open circles, squares, and triangles are the measured results for $N_{\rm gpu}=2$, 8, and 32, respectively.




Fig. 20. The relative ratios of T_{host} , $T_{\text{PCIe, multi}}$, T_{net} , and T_{GPU} as a function of the total number of particles (N) predicted by the performance model of multi-GPU system. The cases of $N_{\text{gpu}} = 2$, 8, and 32 are plotted, respectively.

can store up to 10M particles, at a cost of only about \$630 as of late 2006. In other words, we have achieved about 18

times better performance-per-dollar than GRAPE-6A board.

6.1.2. Multi-GPU system

The GRAPE-6 system was built in 2002 (Makino et al., 2003). It comprises 64 processor boards, each of which has a theoretical peak speed of about 1 TFLOPS. Thus, the GRAPE-6 has a total performance of about 64 TFLOPS and can handle up to 32 million particles. However, in practical situation, the peak performance is marginally above 20 TFLOPS, which is limited by the bandwidth of the communication between different host computers. Each processor board costs about \$50 K. So, regardless of the cost of other components, the 64 processor boards in GRAPE-6 still cost about \$3.2 M.

There are several existing PC-GRAPE clusters using GRAPE-6A. For examples, Fukushige et al. (2005) have built a 24-node cluster in the University of Tokyo. The University of Amsterdam has constructed a 4-node cluster named MODEST². Harfst et al. (2007) have reported the performance of two 32-node clusters, which are located in the Rochester Institute of Technology (RIT) and in the Astronomisches Rechen-institut (ARI) at the University of Heidelberg, respectively. Here we only compare the performance of GraCCA with the PC-GRAPE cluster at RIT. It consists of 32 nodes and each of which is attached with a GRAPE-6A PCI card. The theoretical performance of this system is roughly four TFLOPS, and the total cost is about \$450 K. For simulating a large number of particles, it achieves a measured performance of about three TFLOPS.

In comparison with GRAPE-6 and GRAPE-6A cluster in RIT, our GPU cluster consisting of 32 GeForce 8800 GTX graphic cards has a measured performance of about 7.1 TFLOPS, which is more than two times higher than that of GRAPE-6A cluster in RIT. Although it is still about onethird of the measured performance of GRAPE-6, our system only costs about \$32 K (including all components within the cluster) and can store up to 320M particles. Stated in another way, we have achieved a performanceper-dollar about 35.5 times better than that of GRAPE-6 system and 33.3 times better than that of GRAPE-6A cluster in RIT. Furthermore, in contrast to GRAPE-6 and GRAPE-6A which are special-purpose computers, modern graphic cards are fully programmable. So our GPU cluster is more flexible and can actually serve as a general-purpose computer. Finally, the modern graphic cards only support single-precision accuracy at present (NVIDIA, 2007) (the NVIDIA Corporation has announced that GPUs supporting double-precision accuracy will become available in late 2007). By contrast, the GRAPE hardware uses a 64-bit fixed-point format to accumulate the acceleration (Makino et al., 2003), and therefore results in a higher accuracy than GPU. This issue has been addressed by Belleman et al. (in press), Hamada and Iitaka (submitted for publication), and Portegies Zwart et al. (in press).

6.2. Stability of GraCCA

Although commercial graphic cards are generally thought to have a relatively short time between failures,

we have not experienced such instability. For example, the core collapse simulation for 64 K particles took about 1 month, and the run had not experienced any system crash. It was paused several times due only to manual interruptions. However, improper coding in GPU program may easily and instantly lead to system idle or system crash. On the contrary, improper coding in CPU program generally only results in a forcible process termination.

6.3. Future outlook

Currently, we only use the shared time-step scheme for the purpose of performance measurements. This scheme is expected to be inaccurate for orbits of close pairs and may have an artifact of collision. In order to maximize the efficiency of direct N-body simulation as well as to improve accuracy for close pairs, we will adopt the individual time-step scheme along with block time-step algorithm.⁷ Two issues may arise when we switch to this scheme. First, as illustrated in Fig. 11, the performance of single GPU drops dramatically for N < 4 K in our current implementation, which is mainly caused by the insufficient number of threads. Although this is not a problem in shard time-step scheme since we are more interested in large-N systems, it can suppress the performance in individual time-step scheme, where the number of i-particles to be updated in each step is much smaller than optimal number of particles (N). One solution to this problem is to equally divide the force calculation of a single *i*-particle into several parts, and each part is computed by one thread. In this way, we can keep the number of threads in GPU large enough even for small N (Belleman et al., in press). The second issue is that the ratio of communication time in network (T_{net}) to total calculation time (T_{multi}) becomes worse. There are two ways to get around this problem. One is to use a faster network, such as Infiniband or Myrinet. Another is to adopt a more efficient scheme for parallel force computation (Makino, 2002; Harfst et al.,

In addition, instead of using the direct-summation scheme for the entire gravitational system, we may treat the direct N-body computation as a GPU kernel to be embedded in the general cosmology computation. Most cosmology problems deal with dark matter particles, which are inherently collisionless where the gravitational force is given by the mean field. However, at the densest core regions, the computation of the mean field is limited by grid resolution. The dynamical range of spatial resolution is therefore severely limited to at most four orders of magnitude in mean field calculations. Conventionally, one circumvents this resolution problem by employing the direct N-body computation only for those particles in the densest cores to increase the local force resolution. The direct N-

⁷ The scheme of parallel individual time steps along with block time-step algorithm has been implemented after the submission of this paper and the results and comparison will be reported in a separate paper.

body part turns out to be the most time consuming. This is where the GPU computation comes to play. The GPU program can replace the existing CPU sub-routine of direct *N*-body calculations. The replacement will shorten the cosmology computation time by a sizable factor.

Finally, Gualandris et al. (2007) have presented the first highly parallel, grid-based *N*-body simulations. It opens a paradigm for the GraCCA system to connect with the grid-computing community in the future.

Acknowledgements

We would like to thank Hui-Min Yao for helping building the GraCCA system. We are grateful to Zhe Fan for stimulating discussions on GPGPU and Simon Portegies Zwart for providing valuable suggestions on this paper. We also thank the GIGABYTE Corporation for providing partial support for the hardware in the GraCCA system. This work is supported in part by the National Science Council of Taiwan under the grant NSC96-2112-M-002-002.

References

Aarseth, S.J., 1963. MNRAS 126, 223.

Aarseth, S.J., 1985. Direct methods for *N*-body simulations. In: Brackbill, J.U., Cohen, B.I. (Eds.), Multiple Time Scales, p. 377.

Barnes, J., 1994. N-body Software. http://www.ifa.hawaii.edu/~barnes/ software.html.

Barnes, J., Hut, P., 1986. Nature 324, 446.

Belleman, R.G., Bédorf, J., Portegies Zwart, S.F., 2008. NewA. 13, 103. Buck, I., Foley, T., Horn, D., Sugerman, J., Fatahalian, K., Houston, M., Hanrahan, P., 2004. Brook for GPUs: stream computing on graphics hardware. In: Proceedings of the ACM SIGGRAPH 2004.

Casertano, S., Hut, P., 1985. ApJ 298, 80.

Dokken, T., Hagen, T.R., Hjelmervik. J.M., 2005. In: Proceedings of Spring Conference on Computer Graphics 2005, Budmerice Castle, Bratislava, Slovakia, May 12–14 2005.

Dorband, E.N., Hemsendorf, M., Merritt, D., 2003. J. Comput. Phys. 185, 484

Efstathiou, G., Eastwood, J.W., 1981. MNRAS 194, 503.

Elsen, E., Vishal, V., Houston, M., Pande, V., Hanrahan, P., Darve, E., 2007. arXiv:0706.3060v1.

Fan, Z., Qiu, F., Kaufman, A., Yoakum-Stover, S., 2004. ACM/IEEE Supercomputing Conference 2004, Pittsburgh, PA. Fernando, R., Kilgard, M.J., 2003. The Cg Tutorial (The Definitive Guide to Programmable Real-Time Graphics). Addison-Wesley, ISBN 0-321-19496-9.

Fukushige, T., Makino, J., Kawai, A., 2005. PASJ 57, 1009.

Giersz, M., Heggie, D.C., 1994. MNRAS 268, 257.

Gualandris, A., Portegies Zwart, S.F., Tirado-Ramos, A., 2007. Parallel Computing 33, 159.

Hamada, T., Iitaka, T., submitted for publication. NewA. arXiv:astro-ph/0703100v1.

Harfst, S., Gualandris, A., Merritt, D., Spurzem, R., Portegies Zwart, S., Berczik, P., 2007. NewA 12, 357.

Harris, M., 2005. In: Game Developers Conference 2005.

Heggie, D.C., Mathieu, R.D., 1986. In: Hut, P., McMillan, S.L.W. (Eds.), LNP. The Use of Supercomputers in Stellar Dynamics, vol. 267, p. 233

Johnson, V., Ates, A., 2005. ASPC 347, 524J.

Klypin, A., Holtzman, J., 1997. arXiv:astro-ph/9712217.

Makino, J., 1991. PASJ 43, 859.

Makino, J., 1996. ApJ 471, 796.

Makino, J., 2002. NewA 7, 373.

Makino, J., Aarseth, S.J., 1992. PASJ 44, 141.

Makino, J., Fukushige, T., Koga, M., Namura, K., 2003. PASJ 55, 1163.
McMillan, S.L.W., 1986. The vectorization of small-N integrators. In:
Hut, P., McMillan, S.L.W. (Eds.), The Use of Supercomputers in Stellar Dynamics. Springer, New York, p. 156.

McMillan, S.L.W., Hut, P., Makino, J., 1990. ApJ 362, 522.

Mikkola, S., Aarseth, S.J., 1998. NewA 3, 309.

NVIDIA, 2006. Technical Brief: NVIDIA GeForce 8800 GPU Architecture Overview. http://www.nvidia.com/page/8800_tech_briefs.html.

NVIDIA, 2007. CUDA Programming Guide. http://developer.nvidia.com/cuda.

Nyland, L., Harris, M., Prins, J., 2004. In: Poster presented at The ACM Workshop on General Purpose Computing on Graphics Hardware, August 7–8, Los Angeles, CA.

Owens, J.D., Luebke, D., Govindaraju, N., Harris, M., Kruger, J., Lefohn, A.E., Purcell, T.J., 2005. In: Eurographics 2005, State of the Art Reports, p. 21.

Owens, J.D., Luebke, D., Govindaraju, N., Harris, M., Kruger, J., Lefohn, A.E., Purcell, T.J., 2007. Comput. Graphics Forum 26, 80.

Pharr, M., Fernando, R., 2005. GPU Gems 2, Programming Techniques for High-Performance Graphics and General-Purpose Computation. Addison-Wesley, ISBN 0-321-33559-7.

Portegies Zwart, S.F., Belleman, R.G., Geldof, P.M., in press. NewA. arXiv:astro-ph/0702058.

Spitzer Jr., L., 1987. Dynamical Evolution of Globular Clusters. Princeton University Press, Princeton, NJ.

Sugimoto, D., Chikada, Y., Makino, J., Ito, T., Ebisuzaki, T., Umemura, M., 1990. Nature 345, 33.

Xu, G., 1995. ApJS 98, 355.