



Ch13 Process Integration

Introduction to Semiconductor Processing

1



製程整合

晶圓準備

- CMOS IC 晶片通常使用 $\langle 100 \rangle$ 晶圓
- 二極體和BiCMOS 晶片通常使用 $\langle 111 \rangle$ 晶圓
- 1960 到1970年代中葉，大部分使用PMOS，N型晶圓
- 1970中葉以後，主要以 NMOS，P型晶圓
- CMOS 從 NMOS製程發展而得，主要因大部分廠原先皆使用P型晶圓


2

磊晶矽層

- 高速CMOS晶片需磊晶層
- 由CZ法所得之矽晶圓皆含有部分氧原子，其係源自石英坩堝
- 氧原子會縮短載子生命週期並減緩元件速度
- 矽磊晶層創造一無氧之基片並幫助達到高元件速率
- 先進的CMOS IC晶片通常使用具P型磊晶層之 **p型** <100> 單晶矽晶圓
- 雙極體(bipolar) IC晶片通常使用 <111> 晶圓

3

Twin Well




4

淺溝槽絕緣 (STI)

- LOCOS 和 PBL 運作地很好當圖形尺寸 $> 0.5 \mu\text{m}$ 時
- 當圖形尺寸 $< 0.35 \mu\text{m}$ 為不能容忍的
- 矽蝕刻及淺溝槽的氧化 被研究來減少氧化物侵入
- STI製程和CVD氧化物溝槽之填充被接著發展出來


5

STI: 襯墊氧化及 LPCVD 氮化矽




6

STI: STI光罩





7


STI: 氮化矽、氧化矽及矽之蝕刻，光阻剝除



8



STI: 氮化矽剝除



11


自我對準閘極

- 離子佈值介紹
- NMOS取代PMOS
- 閘極材料由多晶矽取代鋁
 - 鋁合金不能在佈植後高溫退火中維持

12




多晶矽蝕刻, 光阻剝除及多晶矽退火



13




LDD佈植




14

氮化矽沈積




15

氮化矽回蝕刻




16

源極、汲極佈植




17

佈植退火




18

導線: Cobalt Silicide Process







19

導線




20






Via Mask, Etch Via, and Strip PR





25

Trench Mask, Etch Trench, Strip PR



26






Look Beyond: Challenges and Opportunities


What Experts Said:

- “I think there is a world market for about five computers.” – Thomas Watson (the President of IBM), 1943
- “640k ought to be enough for anybody.” – Bill Gates, 1981
- **“There is Plenty of Room at the Bottom.” – Richard Feynman, 1959**




High k
Metal Gate


*Innovations
beyond
Imaginations*



Carbon
Nanotube



Quantum Dots



Nanowire

C. R. Barrett, MRS Bulletin, 31, 906 (2006)

Beyond Current Transistors

2007

2011

2015