


Ch10 Chemical Vapor Deposition and Dielectric

Introduction to Semiconductor Processing

1

Dielectric Layers



ARC: 反射層鍍膜;

PMD: 金屬沈積前的介電質層;

ILD: 低摻雜汲極;

IMD: 屬層間介電質層;

STI: 浅溝槽絕緣;

ILD: 金屬層間介電質層


2

CVD 應用

	薄膜	先驅物
半導體	Si (poly)	SiH ₄ (silane) SiCl ₂ H ₂ (DCS) SiCl ₃ H (TCS) SiCl ₄ (Siletet)
	Si (epi)	
介電質	SiO ₂ (glass)	LPCVD SiH ₄ , O ₂ PECVD SiH ₄ , N ₂ O PECVD Si(OC ₂ H ₅) ₄ (TEOS), O ₂
		LPCVD TEOS APCVD&SACVD™ TEOS, O ₃ (ozone)
	Oxynitride	SiH ₄ , N ₂ O, N ₂ , NH ₃
	Si ₃ N ₄	PECVD SiH ₄ , N ₂ , NH ₃ LPCVD SiH ₄ , N ₂ , NH ₃ LPCVD C ₈ H ₂₂ N ₂ Si (BTBAS)
導體	W (Tungsten) WSi ₂ TiN Ti	WF ₆ (Tungsten hexafluoride), SiH ₄ , H ₂ WF ₆ (Tungsten hexafluoride), SiH ₄ , H ₂ Ti[N(CH ₃) ₂] ₄ (TDMAT) TiCl ₄
	Cu	

3

介電質抗反射層鍍膜 (ARC)




- W/O ARC: reflective light changes the PR light exposure
- W/ ARC: destructive interference eliminates the reflection light
- By well adjusting: _____ and _____ Reflective light can be fully eliminated
- Essential for 0.25 μm and beyond processes

ARC: Anti-reflection Coating
Reflectivity

Metal: very high
TiN: 30~40%


4

Macroscopic Transport






5

沈積製程(複晶型材料)




6

沈積製程





7


常壓 CVD (APCVD)



8



階梯覆蓋與似型性



側壁階梯覆蓋(Sidewall step coverage)= _____

底部階梯覆蓋 (Bottom step coverage)= _____


似型性 (conformality)= _____

懸凸(Overhang) = _____ (due to arriving angle of precursor)

深寬比(Aspect ratio) = _____


11

空洞形成步驟




12

到達角度與接觸窗孔



13


沈積/蝕刻/沈積




14

介電質 CVD 先驅物

- 砂烷 (SiH_4) → explosive and large amount of Si particles
- TEOS (四乙氧基矽烷, $\text{Si}(\text{OC}_2\text{H}_5)_4$)




注入系統




16

TEOS及矽烷之階梯覆蓋




TEOS



矽烷

17

沈積速率區間




18

Dielectric CVD: 氧化矽及氮化矽

氧化物 (SiO_2)	氮化物 (Si_3N_4)
高介電強度 $> 1 \times 10^7 \text{ V/cm}$	高介電強度 $> 1 \times 10^7 \text{ V/cm}$
低介電常數, $\kappa = 3.9$	較高介電常數, $\kappa = 7.0$
對濕氣及移動離子並非好的阻障層 (Na^+)	對濕氣及移動離子是好的阻障層 (Na^+)
UV可穿透	一般氮化物對UV不透明
可摻雜 P 或 B	


19

淺溝槽絕緣 (STI)



20


淺溝槽絕緣 (STI)




21

O₃-TEOS vs PE-TEOS

PE-TEOS



Ozone-TEOS



階梯覆蓋: 50%
似型性: 87.5%

階梯覆蓋: 90%
似型性: 100%

22

應力

- 不同材料間的不匹配
- 兩種不同的應力, 本質(intrinsic)與異質(extrinsic)應力
- 本質應力是在薄膜成核與成長製程期間產生的
- 異質應力是因為薄膜與基片間的熱膨脹係數不同所造成
- 張力 (tensile): 極高時產生薄膜破裂
- 收縮力 (compressive): 極高時出現金屬線尖凸現象

23

膜應力

裸晶圓

基片

薄膜沈積後

基片


基片

收縮式應力
負曲率

伸張型應力
正曲率

24

熱應力與熱膨脹係數



$$\alpha(\text{SiO}_2) = 0.5 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

$$\alpha(\text{Si}) = 2.5 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

Oxide:

$$\alpha(\text{Si}_3\text{N}_4) = 2.8 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

$$\alpha(\text{W}) = 4.5 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

Metal:

$$\alpha(\text{Al}) = 23.2 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

25


阻擋層: 氮化矽

- 濕氣及移動離子的阻擋層
- PECVD 氮化物
 - 低沈積溫度 ($< 450^\circ\text{C}$)
 - 高沈積速率
 - 砜烷、氨氣及氮氣
電漿
- $\text{SiH}_4 + \text{N}_2 + \text{NH}_3 \xrightarrow{\text{加熱}} \text{SiN}_{\text{x}}\text{H}_{\text{y}} + \text{H}_2 + \text{N}_2 + \text{NH}_3 + \dots$
- 需要好的階梯覆蓋、高沈積速率、良好的似型性及應力控制


26

自旋塗佈矽玻璃 (SOG)

- 和光阻塗佈及烘烤
製程類似
- 製造業人們喜歡熟
悉的技術
- IMD 間隙填充及平
坦化
- 兩種自旋塗佈玻璃:
 - 矽酸鹽
 - 矽氧烷




$R = CH_3,$
 $R' = R$ or OH




27

自旋塗佈矽玻璃 製程步驟



SOG:
Major advantage:

28



未來趨勢: 低- κ 介電質

- 必須減少RC延遲
 - 低- κ 減少 C 且銅減少 R
- 需高的熱穩定性、高的熱傳導性及製程整合能力
 - CVD
 - CSG (C_xSi_yO , $\kappa \sim 2.5 - 3.0$) 和 α -CF (C_xF_y , $\kappa \sim 2.5 - 2.7$)
 - 自旋塗佈介電質 (SOD)
 - 氢矽酸鹽類 (HSQ, $\kappa \sim 3.0$), Problem:
 - 多孔的SOD, 如乾凝膠 ($\kappa \sim 2.0 - 2.5$), Problem:

29