


# Ch10 Chemical Vapor Deposition and Dielectric

## Introduction to Semiconductor Processing

1

### Dielectric Layers



ARC: 反射層鍍膜;  
 PMD: 金屬沈積前的介電質層;  
 LDD: 低摻雜汲極;  
 IMD: 層間介電質層;  
 STI: 淺溝槽絕緣;  
 ILD: 金屬層間介電質層

2




## CVD 應用

	薄膜	先驅物
半導體	Si (poly)	SiH <sub>4</sub> (silane) SiCl <sub>2</sub> H <sub>2</sub> (DCS)
	Si (epi)	SiCl <sub>3</sub> H (TCS) SiCl <sub>4</sub> (Siltet)
介電質	SiO <sub>2</sub> (glass)	LPCVD SiH <sub>4</sub> , O <sub>2</sub> PECVD SiH <sub>4</sub> , N <sub>2</sub> O PECVD Si(OC <sub>2</sub> H <sub>5</sub> ) <sub>4</sub> (TEOS), O <sub>2</sub>
	Oxynitride	LPCVD TEOS APCVD&SACVD™ TEOS, O <sub>3</sub> (ozone)
		SiH <sub>4</sub> , N <sub>2</sub> O, N <sub>2</sub> , NH <sub>3</sub>
Si <sub>3</sub> N <sub>4</sub>	PECVD SiH <sub>4</sub> , N <sub>2</sub> , NH <sub>3</sub> LPCVD SiH <sub>4</sub> , N <sub>2</sub> , NH <sub>3</sub> LPCVD C <sub>8</sub> H <sub>22</sub> N <sub>2</sub> Si (BTBAS)	
導體	W (Tungsten)	WF <sub>6</sub> (Tungsten hexafluoride), SiH <sub>4</sub> , H <sub>2</sub>
	WSi <sub>2</sub>	WF <sub>6</sub> (Tungsten hexafluoride), SiH <sub>4</sub> , H <sub>2</sub>
	TiN	Ti[N(CH <sub>3</sub> ) <sub>2</sub> ] <sub>4</sub> (TDMAT)
	Ti	TiCl <sub>4</sub>
	Cu	

3



## 介電質抗反射層鍍膜 (ARC)



ARC: Anti-reflection Coating  
Reflectivity

Metal: very high  
TiN: 30~40%



- W/O ARC: reflective light changes the PR light exposure
- W/ ARC: destructive interference eliminates the reflection light

- By well adjusting:

\_\_\_\_\_ and \_\_\_\_\_  
Reflective light can be fully eliminated




- Essential for 0.25  $\mu\text{m}$  and beyond processes

4






## 沈積製程





7




## 常壓 CVD (APCVD)



8



## 階梯覆蓋與似型性



側壁階梯覆蓋(Sidewall step coverage) = \_\_\_\_\_

底部階梯覆蓋 (Bottom step coverage)= \_\_\_\_\_


似型性 (conformality) = \_\_\_\_\_

懸凸( Overhang) = \_\_\_\_\_ (due to arriving angle of precursor)

深寬比(Aspect ratio) = \_\_\_\_\_


11

## 空洞形成步驟




12

# 到達角度與接觸窗孔



13


# 沈積/蝕刻/沈積



14


## 介電質 CVD 先驅物

- 矽烷 ( $\text{SiH}_4$ ) → explosive and large amount of Si particles
- TEOS (四乙氧基矽烷,  $\text{Si}(\text{OC}_2\text{H}_5)_4$ )



15


## 注入系統




16



## TEOS及矽烷之階梯覆蓋




TEOS



矽烷

17

## 沈積速率區間



18



## Dielectric CVD: 氧化矽及氮化矽

氧化物 (SiO <sub>2</sub> )	氮化物 (Si <sub>3</sub> N <sub>4</sub> )
高介電強度 > 1 × 10 <sup>7</sup> V/cm	高介電強度 > 1 × 10 <sup>7</sup> V/cm
低介電常數, κ = 3.9	較高介電常數, κ = 7.0
對濕氣及移動離子並非好的阻障層 (Na <sup>+</sup> )	對濕氣及移動離子是好的阻障層 (Na <sup>+</sup> )
UV可穿透	一般氮化物對UV不透明
可摻雜 P 或 B	

19



## 淺溝槽絕緣 (STI)

成長襯墊氧化層  
沈積氮化矽


蝕刻氮化矽  
氧化矽與矽  
基片

成長阻擋氧  
化層

CVD USG  
溝槽填充


CMP USG  
USG退火

剝除氮化矽  
與氧化矽



20

## 淺溝槽絕緣 (STI)




21


## O<sub>3</sub>-TEOS vs PE-TEOS

PE-TEOS

Ozone-TEOS



階梯覆蓋: 50%  
似型性: 87.5%



階梯覆蓋: 90%  
似型性: 100%

22



## 應力

- 不同材料間的不匹配
- 兩種不同的應力, 本質(intrinsic)與異質(extrinsic)應力
- 本質應力是在薄膜成核與成長製程期間產生的
- 異質應力是因為薄膜與基片間的熱膨脹係數不同所造成
- 張力 (tensile): 極高時產生薄膜破裂
- 收縮力 (compressive): 極高時出現金屬線尖凸現象

23



## 膜應力

裸晶圓

基片

薄膜沈積後

基片


基片

收縮式應力  
負曲率

伸張型應力  
正曲率

24

## 熱應力與熱膨脹係數



$$\alpha(\text{SiO}_2) = 0.5 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

$$\alpha(\text{Si}) = 2.5 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

$$\alpha(\text{Si}_3\text{N}_4) = 2.8 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

$$\alpha(\text{W}) = 4.5 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

$$\alpha(\text{Al}) = 23.2 \times 10^{-6} \text{ } ^\circ\text{C}^{-1}$$

Oxide:

Metal:

25

## 阻擋層: 氮化矽

- 濕氣及移動離子的阻擋層

- PECVD 氮化物

- 低沈積溫度 (<450°C)

- 高沈積速率

- 矽烷、氨氣及氮氣

電漿






- 需要好的階梯覆蓋、高沈積速率、良好的似型性及應力控制

26


## 自旋塗佈矽玻璃 (SOG)

- 和光阻塗佈及烘烤製程類似
- 製造業人們喜歡熟悉的技術
- IMD 間隙填充及平坦化
- 兩種自旋塗佈玻璃:
  - 矽酸鹽
  - 矽氧烷



27

## 自旋塗佈矽玻璃 製程步驟



SOG:  
Major advantage:

28



## 未來趨勢: 低- $\kappa$ 介電質

- 必須減少RC延遲
  - 低- $\kappa$ 減少 $C$  且銅減少 $R$
- 需高的熱穩定性、高的熱傳導性及製程整合能力
  - CVD
    - CSG ( $C_xSi_yO$ ,  $\kappa \sim 2.5 - 3.0$ ) 和  $\alpha$ -CF ( $C_xF_y$ ,  $\kappa \sim 2.5 - 2.7$ )
  - 自旋塗佈介電質 (SOD)
    - 氫矽酸鹽類 (HSQ,  $\kappa \sim 3.0$ ), Problem:
    - 多孔的SOD , 如乾凝膠 ( $\kappa \sim 2.0 - 2.5$ ), Problem: