


第十章

介電質薄膜

$\text{SiO}_2, \text{Si}_3\text{N}_4$

1


圖10.2




ARC: 反射層鍍膜; IMD: 金屬層間介電質層; PMD: 金屬沈積前的介電質層;
STI: 淺溝槽絕緣; LDD: 低摻雜汲極; ILD: 金屬層間介電質層

2


LPCVD 系統



電漿增強型 CVD 系統



階梯覆蓋 (STEP COVERAGE) 似型性(CONFORMITY)



側壁階梯覆蓋 = b/a

底部階梯覆蓋 = d/a


似型性 = b/c

懸凸 = $(c - b)/b$

深寬比 = h/w


5

空洞形成步驟




6

注入系統




7

TEOS及矽烷之階梯覆蓋



TEOS



矽烷


8

阻擋層: 氮化矽

- 濕氣及移動離子的阻擋層
 - PECVD 氮化物
 - 低沈積溫度 (<450°C)
 - 高沈積速率
 - 矽烷、氨氣及氮氣
- 電漿
- $$\text{SiH}_4 + \text{N}_2 + \text{NH}_3 \xrightarrow{\text{加熱}} \text{SiN}_x\text{H}_y + \text{H}_2 + \text{N}_2 + \text{NH}_3 + \dots$$
- 需要好的階梯覆蓋、高沈積速率、良好的似型性及應力控制


9

介電質抗反射層鍍膜



10

自旋塗佈矽玻璃：矽氧烷



R = CH₃, R' = R or OH

R_nSi(OH)_{4-n}, n = 1, 2


矽氧烷

11

自旋塗佈矽玻璃 製程步驟



PECVD USG
阻擋層



自旋塗佈矽
玻璃



SOG 固化



SOG 回蝕刻



PECVD USG
覆蓋層

12


未來趨勢: 低- κ 介電質

- 必須減少RC延遲
 - 低- κ 減少 C 且銅減少 R
- 需高的熱穩定性、高的熱傳導性及製程整合能力
 - CVD
 - CSG (C_xSi_yO , $\kappa \sim 2.5 - 3.0$) 和 α -CF (C_xF_y , $\kappa \sim 2.5 - 2.7$)
 - 自旋塗佈介電質 (SOD)
 - 氫矽酸鹽類 (HSQ, $\kappa \sim 3.0$),
 - 多孔的SOD , 如乾凝膠 ($\kappa \sim 2.0 - 2.5$)

13


第十一章 金屬化

CMOS: 標準的金屬化



14

CMOS IC



導電薄膜


- Poly-Si-gate electrode
- 金屬矽化物-gate electrode
- 鋁合金-conducting lines
- 鈦金屬- buffer layer
- 氮化鈦-TiN-buffer layer
- 鎢金屬- 栓塞
- 銅金屬- 栓塞, conducting lines***
- 鈹金屬-gate electrode

鋁

- 最常使用之金屬
- 導電度最佳的前四種金屬
 - 銀 $1.6 \mu\Omega\cdot\text{cm}$
 - 銅 $1.7 \mu\Omega\cdot\text{cm}$
 - Gold silver $2.2 \mu\Omega\cdot\text{cm}$
 - 鋁 $2.65 \mu\Omega\cdot\text{cm}$
- 在1970中葉以前已被作為閘極使用

17

接面尖凸




電遷移效應

- Al-Si-Cu 合金被使用
- Al-Cu (0.5%) 較普遍


18

鈦之應用



19

接觸窗金屬化製程的演變



大開口的接觸窗

PVD 金屬可填入

小開口的接觸窗

PVD 金屬填入
產生空洞

小開口的接觸窗

CVD 鎢填入


20

鎢 CVD

- WF_6 為鎢的先驅物
- 和 SiH_4 反應形成成核層
- 和 H_2 反應作為巨量鎢的沈積
- 需要一 TiN 層以附著在氧化物上

21

W 栓塞及TiN/Ti 阻擋層/附著層



22

銅

- 低電阻 ($1.7 \mu\Omega\cdot\text{cm}$),
 - 低功率損耗及較快之IC速率
- 高電遷移阻力
 - 較佳的可靠度
- 對二氧化矽的附著力較差
- 非常難進行乾式蝕刻
 - 銅-鹵素化合物揮發性低


23

銅之沈積

- PVD 種晶層
- ECP 或 CVD 巨量沈積層
- 在巨量銅沈積後進行加熱退火
 - 增加晶粒尺寸
 - 改進導電度


24

輪廓量測器示意圖




25

聲學量測金屬薄膜



26

薄片電阻



施加電流 I 並測量電壓 V ,

電阻: $R = V/I = \rho L/(wt)$

對一正方形薄片, $L = w$, 所以 $R = \rho/t =$




R_s

R_s 單位: 每平方歐姆 (Ω/\square)

27


金屬 CVD

例如,




28

電子束蒸鍍器




29

濺鍍



30

DC 或 RF 二極體濺鍍




31

Endura[®] PVD 系統




32

蝕刻溝槽與空洞




33

PVD沈積Ta阻擋層與銅種晶層




34

電化學鍍銅



35

銅與鈮CMP製程, CVD 氮化矽



36